Login

New AMBA 4 Specification Optimizes Coherency for Heterogeneous Multicore SoCs

06 June 2011

Improved cache coherency for communication within complex multicore Systems on Chip (SoCs) maximizes performance and power efficiency for next generation applications

Design Automation Conference (DAC), SAN DIEGO - June 6, 2011 - ARM today announced the latest AMBA® 4 interface and protocol specification featuring the AMBA 4 AXI™ Coherency Extensions (ACE™). Cache coherency is essential in multicore computing applications to efficiently maintain the consistency of data stored in local caches of a shared resource. The AMBA 4 ACE specification enables system level cache coherency across clusters of multicore processors, such as the ARM® Cortex™-A15 MPCore™ processors and ARM Mali™-T604 graphics processors. This ensures optimum performance and power efficiency of complex heterogeneous SoC designs, and is designed to address next generation computing across mobile, home, networking and gaming applications.

Compute performance in screen-based devices has increased over 700 times since the mid 1990's. New technologies, such as high-performance heterogeneous multicore processing, have emerged to help drive this growth in performance. These new technologies have increased demand on System IP, particularly at a memory sub-system, hardware and software level. Challenges that stem from latency, bandwidth, power and performance still need to be addressed. Therefore, effective hardware coherency is becoming increasingly crucial to minimize off chip memory traffic and software cache maintenance, which saves processor cycles.

AMBA is the de facto standard on-chip interconnect methodology and is supported by the vast majority of the digital electronics industry. The direction of the latest specification has been driven by a wide group of leading semiconductor, EDA and verification vendors, including Arteris, Cadence, Jasper, Marvell, Mentor, Sonics, ST Ericsson, Synopsys, Texas Instruments and Xilinx.

"Marvell has been an active contributor to the standardization of hardware coherency within the AMBA 4 specification," said Hongyi Chen, Vice President of Engineering in Processor Design at Marvell Semiconductor. "A key benefit of AMBA4 ACE is the provision of a development ecosystem with a standard protocol that makes future hardware design far easier. This protocol enables transparent management of cache coherency that removes a significant burden from software engineers."

"ST-Ericsson has been a longstanding supporter of the need of hardware assist for coherency as systems become ever more complex," said Jim Nicholas, Vice President & General Manager of Processor Subsystems & Product Lifecycle Management at ST-Ericsson. "As one of the first licensees of the ARM CoreLink™ CCI-400 Cache Coherent Interconnect, we welcome the introduction of the AMBA 4 ACE specification which will enable our energy efficient high performance wireless platforms to exploit the full potential of heterogeneous multiprocessing."

"Xilinx fully supports the standardization and advancement of hardware resources for the software community," said Lawrence Getman, Vice President of Processing Platforms, Xilinx. "AMBA 4 ACE strengthens the ecosystem's ability to create coherent on-chip memory solutions that further optimize the performance of systems driven by a combination of ARM CPU and programmable logic-based processing."

"Designers of complex heterogeneous, embedded multi-processing SoCs now require robust specifications, design & verification tools and systems IP. This ensures their devices minimize off-chip memory transactions, while maximizing performance and power efficiency," said Michael Dimelow, Marketing Director, Processor Division, ARM. "AMBA 4 ACE is a major component to enabling the successful development and deployment of future Cortex-A and Mali GPU processor sub-systems- by ensuring the optimum combination of performance and energy efficiency."

About AMBA4 ACE Specification
The AMBA 4 ACE specification enables system level cache coherency for high-performance multicore processors to manage increased data and cache sharing, more cross component communication and support additional processing engines that access shared caches and external memory. Publishing a standard way of managing cache coherency, memory barriers and virtual memory management will reduce software cache maintenance, saving processor cycles and reducing external memory accesses.

The introduction of memory barriers throughout the memory sub-system enables system architects to ensure optimal instruction ordering, when necessary, to improve system performance. Distributed virtual memory signalling extends memory virtualization, introduced with the latest ARM architecture and the Cortex-A15 processor, to the system MMUs to make more efficient use of external memory and provide the ability for multiple operating systems (OS) to share hardware resources under an appropriate hypervisor.

The latest specification represents the second phase of the AMBA 4 protocol. Phase one of the AMBA 4 specification, launched in 2010, included definition of an expanded family of AXI™ interconnect protocols. To date more than 4000 engineers from 2500 unique businesses and organizations have downloaded this first phase.

To download the AMBA4 ACE specifications go to http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ihi0022d/index.html. Additionally, an online webinar and a white paper detailing the new specification and it's features are available.

About AMBA
The AMBA protocol is the de facto open standard, on-chip interconnect specification for the connection and management of functional blocks in a System-on-Chip (SoC). It enables development of multi-processor designs with large numbers of controllers and peripherals. Since its launch in 1995, 8000 unique AMBA engineers have downloaded the AMBA 2, AMBA 3 and AMBA 4 specifications.

About ARM
ARM designs the technology that lies at the heart of advanced digital products, from wireless, networking and consumer entertainment solutions to imaging, automotive, security and storage devices. ARM's comprehensive product offering includes 32-bit RISC microprocessors, graphics processors, video engines, enabling software, cell libraries, embedded memories, high-speed connectivity products, peripherals and development tools. Combined with comprehensive design services, training, support and maintenance, and the company's broad Partner community, they provide a total system solution that offers a fast, reliable path to market for leading electronics companies.

Find out more about ARM by following these links:

ARM is a registered trademark of ARM Limited. Cortex, CoreLink, CoreSight, Connected Community and MPCore are trademarks of ARM Limited. All other brands or product names are the property of their respective holders. "ARM" is used to represent ARM Holdings plc; its operating company ARM Limited; and the regional subsidiaries ARM Inc.; ARM KK; ARM Korea Limited.; ARM Taiwan Limited; ARM France SAS; ARM Consulting (Shanghai) Co. Ltd.; ARM Belgium Services BVBA; ARM Germany GmbH; ARM Embedded Technologies Pvt. Ltd.; ARM Norway, AS and ARM Sweden AB

PR Contacts:

Alan Tringham
ARM
+44 1223 400947
alan.tringham@arm.com

Andy Phillips
ARM
+44 1223 400930
andy.phillips@arm.com

 





Cookies

We use cookies to give you the best experience on our website. By continuing to use our site you consent to our cookies.

Change Settings

Find out more about the cookies we set