Login

New ARM Memory Interface Solution Delivers 90 Percent Utilization Efficiency

03 May 2011

WHAT: ARM today announced the release of their fourth generation memory interface solution, comprising the Dynamic Memory Controller (DMC-400) and an ARM Artisan® DDR PHY hard macro, targeting high performance, low latency SoC applications. ARM's memory interface solution is specifically designed to augment the performance of ARM® Cortex™-A series processors, including the Cortex-A9 and Cortex-A15 MPCore™ processors, enabling the development of high-bandwidth, high-efficiency multicore systems. The controller and the PHY (40nm) have already been licensed by a number of major customers including LG Electronics.

The ARM CoreLink™ DMC-400 implements advanced memory scheduling to deliver an industry-leading memory utilization efficiency in excess of 90 percent across multiple memory channels, interfacing through a DFI 2.1 compliant PHY to DDR2, DDR3 or LPDDR2 DRAM products. The CoreLink DMC-400 is the first memory controller designed to integrate with the AMBA® 4 ACE™ or AMBA3 AXI3™ interfaces, sharing a system-wide QoS that guarantees bandwidth and latency contracts from processor through to external memory.

The Artisan PHY hard macro is a high-speed physical interface covering a broad range of DDR (double-data rate) applications ranging from high-speed mission critical to low-power memory sub-systems. This robust silicon-proven (40nm) solution has been optimized for high data bandwidth, lowest power and enhanced signal integrity features to enable support for a wide range of applications from high-end graphics, high-speed communications to low-power handheld. Incorporating a multi row pad architecture for the smallest footprint, the PHY supports flip chip and wirebond package options at 40nm.

Working with its Partners and as an active member of the JEDEC committee, ARM has ensured that its DMC microarchitecture is also fully scalable to future memory standards such as LPDDR3, Wide-IO, and DDR4.

Webinar: ARM will be hosting a free live webinar entitled 'Maximising off-chip memory performance, the great CPU and GPU balancing act' on Tuesday May 10th. To register go to http://seminar2.techonline.com/registration/distrib.cgi?s=1744&d=3938

Who: ARM designs the technology that lies at the heart of advanced digital products, from wireless, networking and consumer entertainment solutions to imaging, automotive, security and storage devices. ARM's comprehensive product offering includes 32-bit RISC microprocessors, graphics processors, video engines, enabling software, cell libraries, embedded memories, high-speed connectivity products, peripherals and development tools. Combined with comprehensive design services, training, support and maintenance, and the company's broad Partner community, they provide a total system solution that offers a fast, reliable path to market for leading electronics companies. Find out more about ARM by following these links:

ARM, AMBA and Artisan are registered trademarks of ARM Limited. Cortex, CoreLink, ACE, AXI, MPCore are trademarks of ARM Limited. All other brands or product names are the property of their respective holders. "ARM" is used to represent ARM Holdings plc; its operating company ARM Limited; and the regional subsidiaries ARM Inc.; ARM KK; ARM Korea Limited.; ARM Taiwan Limited; ARM France SAS; ARM Consulting (Shanghai) Co. Ltd.; ARM Belgium Services BVBA; ARM Germany GmbH; ARM Embedded Technologies Pvt. Ltd.; ARM Norway, AS and ARM Sweden AB

Press Contacts:
Alan Tringham
ARM
+44 (0)1223 400947
alan.tringham@arm.com

Andy Phillips
ARM
+44 (0)1223 400930 
andy.phillips@arm.com

 





Cookies

We use cookies to give you the best experience on our website. By continuing to use our site you consent to our cookies.

Change Settings

Find out more about the cookies we set