
Answer 10 questions that are marked as suggested or accepted answers.
Forums
Browse our support forums for solutions to your questions, and get help from arm experts.
Blogs
Read the latest Arm Community blogs and explore the latest in what Arm engineers are writing about.
Upcoming Events
Keep up-to-date on the latest developer focused events, workshops and discussions.
Notice anything? Arm Community is changing.
Learn more about the Arm Community updates to the homepage, profile, and settings.
Arm Developer Hub
Access documentation, tutorials, and technical deep dives to help you create top-performing software solutions.
New to Arm Community?
Read this blog post to get started on Arm Community.
March 28, 2025
|
Reading time 8 minutes
Migrating a project from GCC to Arm Toolchain for Embedded
March 26, 2025
|
Reading time 3 minutes
Introducing the Arm Bug Bounty program
March 24, 2025
|
Reading time 5 minutes
HOL4 users' workshop 2025
March 21, 2025
|
Reading time 9 minutes
Arm x Angaza Elimu AI Innovation Day: Arm accelerating AI everywhere
Answer 10 questions that are marked as suggested or accepted answers.
Answer 5 questions that are marked as suggested or accepted answers.
Hello arm:
I use arm development studio with Dstream debug the Linux kernel on cortex A76 + A55 SMP core,but it is always trigger core crash
the kernel log is below:
[ 116.815293] Unable to handle kernel paging request at virtual address fffe000000000...
I am running one example on a72 core.
I am facing issue where i am not able to read any control registers , i was trying to read CurrentEL register.
As my example is running at EL0 ,so i don't have access to read this reg, so i was trying to call SVC(which...
Answer 15 questions that are marked as suggested or accepted answers.
for tile based rendering, I have a question that how the tile list is created. And I can not figure it out where the FrameData or parameter buffer is. Is it associated with some software variables from driver?
Hi Team,
I am new to KleidiAI and wanted to understand few things on this? is it supports only matmul operations using SME? does it not support any other operations such pooling, depthwise convolution. If yes then I could not find any source in the github...
Hello!
KleidiAI also supports Neon, so that there is wide coverage of current devices that gain from it as well. Indeed there's currently greater Neon support than SME, although SME is rapidly catching up. The dot product extension and i8mm (both, like Neon, now very common) are also used for some microkernels.
Currently it is just MatMul as that was the most immediately required/desired. It is being actively expanded, and the aim will be to expand across other areas where it will provide significant speed-up, like convolutions. There's still more MatMul microkernels to do though. (I'm not a member of the Kleidi team, so don't know their roadmap for what will be released when).
Hi team
Basically, I am inferencing CNN model using ARMNN framework and captured profiling on streamline.
In below example running model for 10 iterations on HW with armcore(clock frequency 1.8GHz)
The runtime showing for inferencing the model in second...
Hello,
I am using arm performance studio "Arm_Performance_Studio_2024.6" to profile ARMNN.
But when i stop capture it is giving error and it will be in analysis state only.
Can anyone help me reason for this issue
There seems to be some issue in the events xml generated, we are still investigating that.
For the time being can you remove all metrics entries for Cortex-A78AE , Cortex-A78 from the events.xml inside apc and reanalyze the capture. We tried it locally with the capture you have provided and it is getting analyzed. See if that helps.
Meanwhile we will try to get this issue fixed in upcoming Streamline release.
Just as the title suggests, I failed to locate the header files for C8051F130 in the installation directory of Keil C51. I'm wondering if there are any header files for C8051F130.
You may want to ask this on the SiLabs forum, but FWIW I have been developing C8051 for quite some time and have no C8051F130 header file anywhere on my PC, only F120. You many need to extrapolate from other data sheets to see how the ADC difference is handled. Also you may want to note that the chip is NRND:
Can you help?