ARM’s highest performing processor, extending the capabilities of mobile and enterprise computing. Read More...
This course covers all MCUs belonging to the Kinetis family K10, K20, K30, K40 and K60
. This course has 5 main objectives:
Describing the hardware implementation and highlighting the pitfalls
Describing the ARM Cortex-M4 core architecture
Becoming familiar with the IDE and low level programming
Describing the units which are interconnected to other modules, such as clocking, interrupt controller and DMA controller, because the boot program generally has to modify the setting of these units
Describing independent I/O modules and their drivers.
Note that this course has been designed from the architecture of the most complex Kinetis device, the K60.
Consequently, a chapter has been designed by Acsys for each possible integrated IP.
So the customer can build its own course outlines from the topics described hereafter.
. Products and services offered by ACSYS:
ACSYS has developed FFTs (floating-point and fixed-point) optimized for ARM cores, based on SIMD instructions supported by the Cortex-M4.
Contact email@example.com to obtain informations about the performance of these FFTs.
ACSYS is able to assist the customer by providing consultancies.
Typical expertises are done during board bringup, hardware schematics review, software debugging, performance tuning.
ACSYS has also an expertise in FreeRTOS or MQX porting and uIP /LWIP stack or Interniche stack integration.
A lot of programming examples have been developed by ACSYS to help the attendee to become familiar with the IDE he has chosen.
That is why the labs included in this course can be compiled and executed under 3 possible IDEs: IAR, CodeWarrior and GCC / Lauterbach Trace32.
A more detailed course description is available on request at firstname.lastname@example.org
This document is necessary to tailor the course to specific customer needs and to define the exact schedule.
Knowledge of ARM architecture is recommended.
. The following courses could be of interest:
USB Full Speed High Speed and USB On-The-Go, reference I6
Ethernet and switching, reference N1
IEEE1588, reference N2
CAN bus, reference I9
. ARCHITECTURE OF KINETIS MCUs
ARM core based architecture
Description of K10, K20, K30, K40 and K60 SoC architecture
Clarifying the internal data and instruction paths: AHB-lite interconnect, peripheral buses, AIPD bridges
AMBA-to-IPS Re-use IP: ColdFire (AIPS) Controller
. THE ARM CORTEX-M4 CORE
V7-M core family
Freescale on-chip instruction and data cache
Thumb-2 instruction set
Basic interrupt operation, micro-coded interrupt mechanism
Memory Protection Unit
. V7-M DATA SIGNAL PROCESSING INSTRUCTIONS
Packing / unpacking instructions
SIMD packed add/sub instructions
SIMD combined add/sub instructions
SIMD multiply and multiply accumulate instructions
SIMD sum absolute difference instructions
SIMD select instruction
Floating point unit
Cortex Microcontroller Software Interface Standard (CMIS)
. BECOMING FAMILIAR WITH THE IDE
Acsys covers 3 iDEs: CodeWarrior, IAR and GCC / Lauterbach
Thus the customer has just to indicate which one he has chosen
Getting started with the IDE
Parameterizing the compiler / linker
Creating a project from scratch
C start program
. PROGRAMMING AND DEBUGGING
. RESET, POWER AND CLOCKING
. INTERNAL INTERCONNECT
Hardware Memory Protection Unit
. HARDWARE IMPLEMENTATION
. INTEGRATED MEMORIES
Flex memory, this module is not implemented in all Kinetis devices
. MEMORY INTERFACE
Each Kinetis family supports either a subset or all the following controllers
NAND flash controller
Low Power Oscillator
External Watchdog Monitor
Periodic Interrupt Timer
Low Power Timer
Carrier Modulator Transmitter
. ANALOG MODULES
16-bit Analog-to-Digital Converter and Programmable Gain Amplifier
12-bit Digital-to-Analog Converter
Voltage Reference VREF
High-Speed Comparator HSCMP
Programmable Delay Block PDB
. SECURITY AND INTEGRITY
Hardware Cyclic Redundancy Check
Memory-Mapped Cryptographic Acceleration Unit (MMCAU)
Pseudo Random Number Generator
Secure Real Time Clock
DryIce and Tamper Detect
Cryptographic Acceleration Unit
. CONNECTIVITY AND COMMUNICATION
Fast ethernet with IEEE1588
ISO7816 smartcard interface
I2S audio interface
. USER INTERFACES
Segment LCD controller
Graphics LCD controller
Capacitive touch sensing