Important information

This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies.

ARM websites use two types of cookie: (1) those that enable the site to function and perform as required; and (2) analytical cookies which anonymously track visitors only while using the site. If you are not happy with this use of these cookies please review our Privacy Policy to learn how they can be disabled. By disabling cookies some features of the site will not work.

DSI IP Core - HIP 3500 by HDL Design House

SoC IP Provider

Product Description


DSI (Display Serial Interface) defines protocol between host processor and a peripheral such as Display device, based on MIPI Alliance specifications for mobile devices interfaces, which operates with pixels and command sets specified in the DPI-2, DBI-2 and DCS standards. Its purpose is to send pixels and commands to the peripheral such as Display and receives back pixel or status information from the peripheral.

We have selected ARM's AHB bus for the configuration and input video data streaming of our DSI solution, due to its performance and wide market acceptance.  Based on customer requests, we are also supporting AMBA's AXI high-performance bus as an alternative SoC bus.
 

DSI IP Core - HIP 3500

Market Segment(s)

  • Mobile

Companion Processor(s)

  • Communication
  • DSP

System IP

  • Interconnect Fabric
 
ARM Connected