*
*Home|Chinese|Japanese*About ARM|Forums|Events|News|Employment|Contact Us|Investors*
dotted rule
*ARM - the architecture for the digital worldARM - the architecture for the digital world
search
*
*
***
*MARKETS:PRODUCTS & SOLUTIONS:CONNECTED COMMUNITY:TECHNICAL SUPPORT:DOCUMENTATION*
*
technical support
*Home > Technical Support > Downloads > Development Tool Downloads > PCB Data - Baseboards - PB11MPCore
*
****
*.Technical Support
*
*
*>>Home Page*
*
*.Obtaining Support*
*
*.FAQs*
*
*.Downloads*
*
**Development Tool Downloads*
**Development Tool Tutorials*
**Artisan Physical IP Downloads (Login Required)*
*
*.Documentation*
*
*.Training*
*
*.Where To Buy*
*
*.Keil MCU Tools*
*
*.What's New*
*
*.ARM Newsgroups*
*
*.Active Assist On-site Services*
*
*
*
PCB Data - Baseboards - PB11MPCoreask ARM*
dotted rule

Technical Support Search
*     (Advanced Search)
  FAQs   Documentation   Downloads   Forums

*

The design data (PDF schematics, EDIF netlist, Bill of Materials spreadsheet and PCB gerber files) are not provided for this development board; either on the ARM website or the CD-ROM that ships with the boards.

Sufficient information for writing application or driver software for the board should be contained in the user manuals.  The board User Guide and PrimeCell Technical Reference Manuals can be found on the Versatile family CD-ROM, or can be downloaded from the ARM website: Boards User Guides, PrimeCell TRMs.

An example FPGA reference design for placing a Logic Tile on the PB11MPCore baseboard can be found in AN151. The RTL source code and project files for this Application Note can only be found on the Versatile family CD-ROM.

If you need mechanical specifications of the tile site for this board - in order to build a custom daughter board for instance - these can be taken from the IT1 (Interface Tile) PCB data.





*
**
*4 dots*Other ARM Websites
*
shadow *LEGAL STATEMENTshadow