The following ZIP file provides example code to show how the caches and TCMs of various ARM cores can be initialized. Please see the readme.txt files with the ZIP file for more details.