Highly Scalable Mesh for High-Performance Automotive Systems
The Arm CoreLink CMN-600AE Coherent Mesh Network is designed for high-performance automotive systems, such as in-vehicle infotainment and ADAS, that need to meet ASIL B to ASIL D automotive safety requirements. The highly scalable mesh is optimized for Armv8-A processors, including Arm Cortex-A78AE, Cortex-A76AE and Cortex-A65AE, and can be customized to scale across a wide range of performance points.
The CoreLink CMN-600AE is part of the Arm Safety Ready program, a collection of products across the Arm portfolio that have been through various and rigorous levels of functional safety systematic development and include specific features for SoC designs targeting safety use cases.
Features and Benefits
Designed to meet the automotive safety requirements for building high performance ASIL B to ASIL D systems. Using a highly optimized architecture that implements redundancy while minimizing area using protected shared memories, CMN-600AE provides fault detection and correction features that meet the highest safety requirements for up to ASIL D systems.
The scalable mesh network can be customized to meet system performance and area requirements. The native AMBA 5 CHI network provides high-frequency, non-blocking data transfers between compute, accelerator, and IO to shared memory resources.
Socrates guides designers through the configuration and creation of an optimized and viable CoreLink CMN-600AE interconnect fabric. By addressing complex challenges associated with interconnect configurability and assembly, it helps speed design time and produce a higher quality interconnect.
CoreLink CMN-600AE Coherent Multichip Links (CML) extend the high frequency, non-blocking AMBA 5 CHI protocol messages across multiple SoCs, so system designers can attach more compute or acceleration with a shared virtual memory.
The multichip links also support Cache Coherent Interconnect for Accelerators (CCIX), the open coherency standard that allows processors based on different instruction set architectures to extend the benefits of cache coherent, peer processing to acceleration devices.
Keeping data on chip greatly improves performance and efficiency. The integrated agile system cache is designed to boost high throughput workloads, such as computer vision processing and neural networks.
Automotive
Arm technology is used in various applications throughout the car, including advanced driver-assistance systems (ADAS) and autonomous driving.
Talk with an Expert
Find out how CoreLink CMN-600AE can create a better user experience for your products.
Explore More Options and Features
Cortex-A78AE
With the flexibility to run different workloads concurrently and a 30% performance uplift compared to its predecessor, Cortex-A78AE offers the scalable, heterogeneous compute required for complex automated driving and industrial autonomous systems.
CoreLink GIC-600AE
Software compatible with GIC-600. Additional features meet safety requirements for building high-performance ASIL B to ASIL D systems.
CoreLink MMU-600AE
Software compatible with MMU-600. Adds additional safety features to meet safety requirements for building high-performance ASIL B to ASIL D systems.
A Foundation of Silicon Success
Arm-based chips, device architectures, and technologies orchestrate the performance of everything that makes modern life possible — from smartphones to agricultural sensors and from medical instruments to servers.
Safety Ready
Functional safety is a critical element in the design of any system that requires a high level of reliability. Arm’s Safety Ready program is a collection of products across the Arm portfolio that have been through various and rigorous levels of functional safety systematic flows and development.
CMN-600AE Resources
Everything you need to know to make the right decision for your project. Includes technical documentation, industry insights, and where to go for expert advice.
Safety Certificate
Blogs
- A starter’s guide to Arm processing power in automotive
- Extended System Coherency: Part 1 - Cache Coherency Fundamentals
Specifications